收藏本站
NXP Semiconductors
PCA85132
LCD driver for low multiplex rates
the cascade be lost, it is restored by the first PCA85132 to assert SYNC. The timing
relationship between the backplane waveforms and the SYNC signal for the various drive
modes of the PCA85132 are shown in Figure 36 on page 48 .
When using an external clock signal with high frequencies (f clk(ext) > 4 kHz), it is
recommended to have an external pull-up resistor between pin SYNC and pin V DD (see
Table 22 on page 38 ). This resistor should be present even when no cascading
configuration is used! When using it in a cascaded configuration, care must be taken not
to route the SYNC signal to close to noisy signals.
The contact resistance between the SYNC pads of cascaded devices must be controlled.
If the resistance is too high, the device is not able to synchronize properly. This is
particularly applicable to COG applications. Table 24 shows the limiting values for contact
resistance.
Table 24.
SYNC contact resistance
Number of devices
2
3 to 5
6 to 8
Maximum contact resistance
6000 ?
2200 ?
1200 ?
In the cascaded applications, the OSC pin of the PCA85132 with subaddress 0 is
connected to V SS so that this device uses its internal clock to generate a clock signal at
the CLK pin. The other PCA85132 devices are having the OSC pin connected to V DD ,
meaning that these devices are ready to receive external clock, the signal being provided
by the device with subaddress 0.
If the master is providing the clock signal to the slave devices, care must be taken that the
sending of display enable or disable is received by both, the master and the slaves at the
same time. When the display is disabled, the output from pin CLK is disabled too. The
disconnection of the clock may result in a DC component for the display.
Alternatively, the schematic can be also constructed such that all the devices have OSC
pin connected to V DD and thus an external CLK being provided for the system (all devices
connected to the same external CLK).
A configuration where SYNC is connected but all PCA85132 are using their internal clock
(OSC pin tied to V SS ) should not be used and may lead to display artifacts!
PCA85132
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 3 — 11 July 2013
? NXP B.V. 2013. All rights reserved.
45 of 62
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
PCA85134H/Q900/1,1 IC LCD DRIVER 80-LQFP
PCA85162T/Q900/1,1 IC LCD DRIVER 32 SEG 48TSSOP
PCA85176H/Q900/1,5 IC LCD DRIVER 40SEG 64TQFP
PCA8534AH/Q900/1,5 IC LCD DRIVER 60SEG 80LQFP
PCA8536BT/Q900/1,1 IC LCD DRIVER LOW MPLEX 56TSSOP
PCA8576CH/Q900,157 IC LCD DRIVER UNIV 64LQFP
PCF1175CT/S420/2:1 IC LCD CAR CLOCK 4DIGIT 28SOIC
PCF1178CT,112 IC LCD CAR CLOCK 4DIGIT 28SOIC
相关代理商/技术参数
PCA85133 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates
PCA85133U/2DA/Q1 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates
PCA85133U/2DA/Q1,0 功能描述:IC LCD DRIVER UNIV UNCASED RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A
PCA85133U/2DB/Q1 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates
PCA85133U/2DB/Q1,0 功能描述:IC LCD DRIVER UNIV UNCASED RoHS:是 类别:未定义的类别 >> 其它 系列:* 标准包装:1 系列:* 其它名称:MS305720A
PCA85133U/2DB/Q1,026 制造商:NXP Semiconductors 功能描述:0
PCA85134 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Smart, simple solutions for the 12 most common design concerns
PCA85134H/Q900/1,1 功能描述:LCD 驱动器 60 X 4 LCD DRIVER FOR MULTIPLEX RATES RoHS:否 制造商:Maxim Integrated 数位数量:4.5 片段数量:30 最大时钟频率:19 KHz 工作电源电压:3 V to 3.6 V 最大工作温度:+ 85 C 最小工作温度:- 20 C 封装 / 箱体:PDIP-40 封装:Tube